Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

MB9BF412R Datasheet(PDF) 102 Page - SPANSION

Part # MB9BF412R
Description  This document states the current technical specifications regarding
PDF  121 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SPANSION [SPANSION]
Direct Link  http://www.spansion.com
Logo SPANSION - SPANSION

MB9BF412R Datasheet(HTML) 102 Page - SPANSION

Back Button MB9BF412R Datasheet HTML 98Page - SPANSION MB9BF412R Datasheet HTML 99Page - SPANSION MB9BF412R Datasheet HTML 100Page - SPANSION MB9BF412R Datasheet HTML 101Page - SPANSION MB9BF412R Datasheet HTML 102Page - SPANSION MB9BF412R Datasheet HTML 103Page - SPANSION MB9BF412R Datasheet HTML 104Page - SPANSION MB9BF412R Datasheet HTML 105Page - SPANSION MB9BF412R Datasheet HTML 106Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 102 / 121 page
background image
D a t a S h e e t
March 11, 2015, MB9B410R-DS706-00026-3v0-E
99
CONFIDENTIAL
(12) I
2C timing
(VCC = 2.7V to 5.5V, VSS = 0V, TA = - 40°C to + 85°C)
Parameter
Symbol
Conditions
Standard-mode Fast-mode
Unit Remarks
Min
Max
Min
Max
SCL clock frequency
FSCL
CL = 30 pF,
R = (Vp/IOL)*
1
0
100
0
400 kHz
(Repeated) START condition
hold time
SDA ↓ → SCL ↓
tHDSTA
4.0
-
0.6
-
μs
SCLclock L width
tLOW
4.7
-
1.3
-
μs
SCLclock H width
tHIGH
4.0
-
0.6
-
μs
(Repeated) START setup time
SCL ↑ → SDA ↓
tSUSTA
4.7
-
0.6
-
μs
Data hold time
SCL ↓ → SDA ↓ ↑
tHDDAT
0
3.45*
2
0
0.9*
3
μs
Data setup time
SDA ↓ ↑ → SCL ↑
tSUDAT
250
-
100
-
ns
STOP condition setup time
SCL ↑ → SDA ↑
tSUSTO
4.0
-
0.6
-
μs
Bus free time between
STOP condition and
START condition
tBUF
4.7
-
1.3
-
μs
Noise filter
tSP
8 MHz ≤
tCYCP ≤ 40 MHz
2 tCYCP*
4
-
2
tCYCP*
4
-
ns
*5
40 MHz <
tCYCP ≤ 60 MHz
3 tCYCP*
4
-
3
tCYCP*
4
-
ns
*5
60 MHz <
tCYCP ≤ 72 MHz
4 tCYCP*
4
-
4
tCYCP*
4
-
ns
*5
*1: R and C represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively.
Vp indicates the power supply voltage of the pull-up resistance and IOL indicates VOL guaranteed current.
*2: The maximum tHDDAT must satisfy that it doesn't extend at least L period (tLOW) of device's SCL signal.
*3: Fast-mode I
2C bus device can be used on Standard-mode I2C bus system as long as the device satisfies the
requirement of tSUDAT ≥ 250 ns.
*4: tCYCP is the APB bus clock cycle time.
About the APB bus number that I2C is connected to, see "■ Block Diagram" in this data sheet.
To use Standard-mode, set the APB bus clock at 2 MHz or more.
To use Fast-mode, set the APB bus clock at 8 MHz or more.
*5: The number of the steps of the noise filter can be changed by register settings.
Change the number of the noise filter steps according to APB2 bus clock frequency.
SDA
SCL



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com