| Electronic Components Datasheet Search |
|
LQFP176 Datasheet(PDF) 59 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
LQFP176 Datasheet(HTML) 59 Page - STMicroelectronics |
|
59 / 133 page ![]() DocID15131 Rev 9 59/133 SPC560B54x/6x Electrical characteristics 132 4.4 Recommended operating conditions Table 13. Recommended operating conditions (3.3 V) Symbol Parameter Conditions Value Unit Min Max VSS SR Digital ground on VSS_HV pins — 0 0 V VDD (1) SR Voltage on VDD_HV pins with respect to ground (VSS) —3.0 3.6 V VSS_LV (2) SR Voltage on VSS_LV (low voltage digital supply) pins with respect to ground (VSS) —VSS 0.1 VSS + 0.1 V VDD_BV (3) SR Voltage on VDD_BV pin (regulator supply) with respect to ground (VSS) —3.0 3.6 V Relative to VDD VDD 0.1 VDD + 0.1 VSS_ADC SR Voltage on VSS_HV_ADC0, VSS_HV_ADC1 (ADC reference) pin with respect to ground (VSS) —VSS 0.1 VSS + 0.1 V VDD_ADC (4) SR Voltage on VDD_HV_ADC0, VDD_HV_ADC1 (ADC reference) with respect to ground (VSS) —3.0(5) 3.6 V Relative to VDD VDD 0.1 VDD + 0.1 VIN SR Voltage on any GPIO pin with respect to ground (VSS) —VSS 0.1 — V Relative to VDD —VDD + 0.1 IINJPAD SR Injected input current on any pin during overload condition — 55 mA IINJSUM SR Absolute sum of all injected input currents during overload condition — 50 50 TVDD SR VDD slope to ensure correct power up (6) —3.0(7) 250 x 103 (0.25 [V/µs]) V/s 1. 100 nF capacitance needs to be provided between each VDD/VSS pair. 2. 330 nF capacitance needs to be provided between each VDD_LV/VSS_LV supply pair. 3. 470 nF capacitance needs to be provided between VDD_BV and the nearest VSS_LV (higher value may be needed depending on external regulator characteristics). Supply ramp slope on VDD_BV should always be faster or equal to slope of VDD_HV. Otherwise, device may enter regulator bypass mode if slope on VDD_BV is slower. 4. 100 nF capacitance needs to be provided between VDD_ADC/VSS_ADC pair. 5. Full electrical specification cannot be guaranteed when voltage drops below 3.0 V. In particular, ADC electrical characteristics and I/Os DC electrical specification may not be guaranteed. When voltage drops below VLVDHVL, device is reset. 6. Guaranteed by device validation. 7. Minimum value of TVDD must be guaranteed until VDD reaches 2.6 V (maximum value of VPORH). |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |