 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
BLUENRG-LP Datasheet(PDF) 5 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
BLUENRG-LP Datasheet(HTML) 5 Page - STMicroelectronics |
|
|
5 / 72 page  1 Functional overview 1.1 System architecture The main system consists of 32-bit multilayer AHB bus matrix that interconnects: • Three masters: – CPU (Cortex®-M0+) core S-bus – DMA1 – Radio system • Nine slaves: – Internal Flash memory on CPU (Cortex®-M0+) S bus – Internal SRAM0 (16 kB) – Internal SRAM1 (16 kB) – Internal SRAM2 (16 kB) – Internal SRAM3 (16 kB) – APB0 peripherals (through an AHB to APB bridge) – APB1 peripherals (through an AHB to APB bridge) – AHB0 peripherals – AHBRF including AHB to APB bridge and radio peripherals (connected to APB2) The bus matrix provides access from a master to a slave, enabling concurrent access and efficient operation even when several high-speed peripherals work simultaneously. BlueNRG-LP Functional overview DS13282 - Rev 2 page 5/72 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Indian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
