| Electronic Components Datasheet Search |
|
LAN9252/ML Datasheet(PDF) 270 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
LAN9252/ML Datasheet(HTML) 270 Page - Microchip Technology |
|
270 / 329 page ![]() LAN9252 DS00001909A-page 270 2015 Microchip Technology Inc. 12.14.59.5 FMMUx Physical Start Address Register Note: For EtherCAT Core CSR registers longer than one byte, the LSB has the lowest address and the MSB the highest address. 12.14.59.6 FMMUx Physical Start Bit Register 12.14.59.7 FMMUx Type Register Offset: FMMUx Base Address +8h-9h Size: 16 bits Bits Description ECAT Type PDI Type Default 15:0 Physical Start Address (Mapped to logical start address) R/W RO 0000h Offset: FMMUx Base Address +Ah Size: 8 bits Bits Description ECAT Type PDI Type Default 7:3 RESERVED Write as 0. RO RO 00000b 2:0 Physical Start Bit Physical starting bit as target of logical start bit mapping (bits are counted from least significant bit (0) to most significant bit (7)). R/W RO 000b Offset: FMMUx Base Address +Bh Size: 8 bits Bits Description ECAT Type PDI Type Default 7:2 RESERVED Write as 0. RO RO 000000b 1 Write Access Mapping 0: Ignore mapping for write accesses 1: Use mapping for write accesses R/W RO 0b 0 Read Access Mapping 0: Ignore mapping for read accesses 1: Use mapping for read accesses R/W RO 0b |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |