PIC16F753 datasheet(80/230 Pages) MICROCHIP

80 / 230 page

PIC16F753/HV753

DS40001709C-page 80

 2013-2015 Microchip Technology Inc.

10.4

CCP1CON: CCP1 CONTROL REGISTER

U-0

R/W-0/0

—

DC1B<1:0>

CCP1M<3:0>

bit 7

bit 0

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

u = Bit is unchanged

x = Bit is unknown

-n/n = Value at POR and BOR/Value at all other Reset

‘1’ = Bit is set

‘0’ = Bit is cleared

bit 7-6

Unimplemented:

Read as ‘0’

bit 5-4

DC1B<1:0>:

PWM Duty Cycle Least Significant bits

Capture mode:

Unused

Compare mode:

Unused

PWM mode:

These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPR1L.

bit 3-0

CCP1M<3:0>:

CCP1 Mode Select bits

0000

= Capture/Compare/PWM off (resets CCP1 module)

0001

= Reserved

0010

= Compare mode: toggle output on match

0011

= Reserved

0100

= Capture mode: every falling edge

0101

= Capture mode: every rising edge

0110

= Capture mode: every 4th rising edge

0111

= Capture mode: every 16th rising edge

1000

= Compare mode: initialize CCP1 pin low; set output on compare match (set CCP1IF)

1001

= Compare mode: initialize CCP1 pin high; clear output on compare match (set CCP1IF)

1010

= Compare mode: generate software interrupt only; CCP1 pin reverts to I/O state

1011

= Compare mode: Special Event Trigger (CCP1 resets Timer, sets CCP1IF bit, and starts A/D conversion

if A/D module is enabled)

11xx

= PWM mode

PIC16F753 Datasheet(PDF) 80 Page - Microchip Technology

PIC16F753 Datasheet(HTML) 80 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL