| Electronic Components Datasheet Search |
|
AS3607 Datasheet(PDF) 60 Page - ams AG |
|
|
|||||||||||||||||||||||||||||
AS3607 Datasheet(HTML) 60 Page - ams AG |
|
60 / 71 page ![]() www.austriamicrosystems.com Revision 1.03 59 - 70 AS3606 AS3607 2v2 Data Sheet - R e g i s t e r D e f i n i t i o n 1 VSUP_LOW_IRQ (level) 0 W VSUP under-voltage supervisor interrupt setting 0: disable 1: enable x R VSUP supervisor interrupt reading 0: VSUP is above brown out level 1: VSUP has reached brown out level The threshold can be set with VSUPlow_SUP<2:0> in SUPERVISOR2 register (22h). If the shutdown is enabled the interrupt will not occur. 0 VDD27_LOW_IRQ (level) 0 W VDD27 undervoltage supervisor interrupt setting 0: disable 1: enable x R VDD27 supervisor interrupt reading 0: VDD27 is above threshold out level 1: VDD27 has reached threshold level (VDD27-10%). If the shutdown is enabled the interrupt will not occur. Table 50. Third Interrupt Register Name Base Default IRQENRD_2 2-wire serial 00h Offset: 25h Third Interrupt Register Please be aware that writing to this register will enable/disable the corresponding interrupts, while reading gets the actual interrupt status and will clear the register at the same time. It is not possible to read back the interrupt enable/disable settings. This register is reset at a VDD27-POR or XRES input. Bit Bit Name Default Access Bit Description |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |