| Electronic Components Datasheet Search |
|
HDMP-1012 Datasheet(PDF) 38 Page - Agilent(Hewlett-Packard) |
|
|
|||||||||||||||||||||||||||||
HDMP-1012 Datasheet(HTML) 38 Page - Agilent(Hewlett-Packard) |
|
38 / 42 page ![]() 610 ground plane, assuming that it is a fairly clean ground plane. Thus, all of the separate grounds (HGND, GND, and ECLGND) can be connected onto this plane. The bypassing of VEE to ground should be accomplished with a capacitor (C1) of 0.1 µF and a series resistor (R1) of 10 Ω. This series RC network prevents possible oscillations caused by package, capacitor, and layout parasitics. The Rx ECLGND leads are grounded using R2. These 10 Ω resistors reduce excessive ringing caused by current spikes generated by the parasitic inductance in the ECLGND leads. This effect is more pronounced in the receiver because of its multiple ECL outputs.The ECLGND pins of the Tx are simply grounded. In some instances, if the VCO of either the Tx or the Rx are at the extreme high end, the frequency of STRBOUT exceeds the maximum frequency allowed by the hosts. In this case, it is recommended that a diode clamp, D1, be used across the integrating cap C2, such that the upper frequency is limited. The typical swing of C2 is ± 0.8 volts, and thus, the clamping diode should have a turn-on voltage below 0.8 V, such as with germanium or schottky diodes. This will vary with each application. This diode will also aid the Tx and Rx in the initial frequency lock-in process. Electrical Connections The electrical I/Os for both the Tx and Rx are shown in Figures 21- 23. The data sheet uses the prefix, I and O, on the logic type in order to identify input and output lines respectively. Additional information on pin names and their functions can be Figure 20. Power Supply Bypass. TOP VIEW Rx C2 PIN 1 D1 VEE VEE C1 R1 VEE C1 R1 VEE C1 R1 CAP0B CAP0A CAP1A CAP1B HGND VEE VEE GND GND GND GND VEE VEE ECLGND GND GND VEE VEE VEE R2 GND VEE R2 R2 ECLGND R1 = VEE BYPASS DAMPING RESISTOR R2 = ECLGND DAMPING RESISTOR C1 = VEE BYPASS CAPACITOR C2 = PLL INTEGRATOR CAPACITOR D1 = OPTIONAL CLAMPING DIODE 10 OHMS 10 OHMS 0.1 µF 0.1 µF TOP VIEW Tx C2 PIN 1 D1 VEE VEE C1 R1 VEE C1 R1 VEE C1 R1 CAP0B CAP0A CAP1A CAP1B HGND HGND VEE VEE GND GND GND GND VEE VEE GND GND GND VEE VEE |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |