Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

HDMP-1012 Datasheet(PDF) 32 Page - Agilent(Hewlett-Packard)

Part # HDMP-1012
Description  4Low Cost Gigabit Rate Transmit/Receive Chip Set
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HP [Agilent(Hewlett-Packard)]
Direct Link  http://www.home.agilent.com
Logo HP - Agilent(Hewlett-Packard)

HDMP-1012 Datasheet(HTML) 32 Page - Agilent(Hewlett-Packard)

Back Button HDMP-1012 Datasheet HTML 28Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 29Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 30Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 31Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 32Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 33Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 34Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 35Page - Agilent(Hewlett-Packard) HDMP-1012 Datasheet HTML 36Page - Agilent(Hewlett-Packard) Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 42 page
background image
604
SEND FF0
DISABLE DATA TRANSMISSION
DISABLE DATA RECEPTION
FREQUENCY DETECTOR ON
0
DATA
ERROR
RESET
SEND FF1
DISABLE DATA TRANSMISSION
ENABLE DATA RECEPTION
FREQUENCY DETECTOR OFF
1
FF0
SEND FF0
ENABLE DATA TRANSMISSION
ENABLE DATA RECEPTION
FREQUENCY DETECTOR OFF
2
DATA
FF1
FF1
FF0
ERROR
RESET
DATA
FF1
FF0
ERROR
RESET
Figure 15. HDMP-1014 (Rx) State Machine State Diagram.
phase detection mode. Parallel
data can be sent by the local Tx,
and at the same time, received by
the local Rx.
The Rx chip has the state machine
logic built in. The SMC has two
status outputs, STAT0 and STAT1,
that control the various features
of the two chips depending on the
current state. The TX inputs that
need to be controlled are FF and
ED. The RX inputs that need to be
controlled are FDIS and ACTIVE.
To control the chips as shown in
the state diagram of Figure 15,
the following interchip
connections must be made
(Figure 16):
When the local port is in State 0,
it is in the reset state, where both
local Tx and Rx parallel interfaces
are disabled. The local Tx
transmits FF0 continuously, and
the local Rx PLL is in the
frequency detection mode. When
the local Rx is phase-locked to the
remote Tx, it transitions to State
1. The local Tx transmits FF1 to
acknowledge the phase-locked
condition (its parallel input is still
disabled). The local Rx PLL is in
the phase detection mode and its
parallel output is enabled. When
in State 2, the two-way
synchronization between the local
port and the remote port is
established. Both local Tx and Rx
parallel interfaces are enabled,
and the local Rx PLL is in the
• Tx FF is driven by STAT1
• Tx ED is driven by STAT0
• Rx FDIS is driven by STAT1
• Rx ACTIVE is driven by STAT1
• TX RST and RX SMCRST0 are
driven by a power-on, or user,
reset circuit.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com