| Electronic Components Datasheet Search |
|
STLUX385ATR Datasheet(PDF) 21 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STLUX385ATR Datasheet(HTML) 21 Page - STMicroelectronics |
|
21 / 126 page ![]() DocID027870 Rev 1 21/126 STLUX Product overview 126 5.2.5 Debug module The non-intrusive debugging module is fully controllable by the external target emulator. Besides memory and peripheral operation, the CPU operation can also be monitored in real-time by means of shadow registers. R/W of RAM and peripheral registers in real-time R/W for all resources when the application is stopped Breakpoints on all program memory instructions (software breakpoints), except for the interrupt vector table Two advanced breakpoints and 23 predefined breakpoint configurations 5.3 Basic peripherals Section 5.3.1 and Section 5.3.2 describe the basic peripherals accessed by the internal CPU controller. 5.3.1 Vectored interrupt controller Nested interrupts with three software priority levels 21 interrupt vectors with hardware priority Two vectors for 12 external maskable or un-maskable interrupt request lines Trap and reset interrupts 5.3.2 Timers The STLUX family provides several timers which are used by software and do not interact directly with the SMED and the PWM generation. System timers The system timer consists of a 16-bit autoreload counter driven by a programmable prescaled clock and operating in one shoot or free running operating mode. The timer is used to provide the IC time base system clock, with an interrupt generation on timer overflow events. Auxiliary timer The auxiliary timer is a light timer with elementary functionality. The time base frequency is provided by the CCO clock logic (configurable with a different source clock and prescale division factors), while the interrupt functionality is supplied by an interrupt edge detection logic similarly to the solution adopted for the Port P0/P2. The timer has the following main features: Free running mode Up counter Timer prescaler 8-bit Interrupt timer capability: – Vectored interrupt – Interrupt IRQ/NMI or polling mode Timer pulse configurable as a clock output signal via the CCO primary pin |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |