Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

Preview PDF HTML

CS5397 Datasheet(PDF) 7 Page - Cirrus Logic

Part # CS5397
Description  120 dB, 96 kHZ Audio A/D Converter
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CIRRUS [Cirrus Logic]
Direct Link  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS5397 Datasheet(HTML) 7 Page - Cirrus Logic

Back Button CS5397 Datasheet HTML 3Page - Cirrus Logic CS5397 Datasheet HTML 4Page - Cirrus Logic CS5397 Datasheet HTML 5Page - Cirrus Logic CS5397 Datasheet HTML 6Page - Cirrus Logic CS5397 Datasheet HTML 7Page - Cirrus Logic CS5397 Datasheet HTML 8Page - Cirrus Logic CS5397 Datasheet HTML 9Page - Cirrus Logic CS5397 Datasheet HTML 10Page - Cirrus Logic CS5397 Datasheet HTML 11Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 40 page
background image
CS5396 CS5397
DS229PP2
7
RECOMMENDED OPERATING CONDITIONS (AGND, DGND = 0V, all voltages with respect
to ground.)
Specifications are subject to change without notice.
SWITCHING CHARACTERISTICS (T
A = 25 °C; VA = 5V ± 5%; Inputs: Logic 0 = 0V,
Logic 1 = VA = VD; CL = 20 pF)
Parameter
Symbol
Min
Typ
Max
Units
DC Power Supplies:
Positive Digital
Positive Logic
Positive Analog
|VA - VD|
(Note 6)
VD
VL
VA
4.75
4.75
4.75
-
5.0
5.0
5.0
-
5.25
5.25
5.25
0.4
V
V
V
V
Ambient Operating Temperature (Power Applied)
TA
-10
-
+50
°C
Parameter
Symbol
Min
Typ
Max
Units
Output Sample Rate
Fs
2
-
100
kHz
MCLK Period
tclkw
39.06
-
1950
ns
MCLK Low
tclkl
26
-
-
ns
MCLK High
tclkh
26
-
-
ns
MCLK Fall Time
tclkft
--
8
ns
Master Mode
SCLK falling to LRCK
tmslr
-20
-
+20
ns
SCLK falling to SDATA valid
tsdo
-
-
20
ns
SCLK duty cycle
-
50
-
%
Slave Mode
LRCK Period
1/Fs
10
-
500
µs
LRCK duty cycle
-
50
-
%
SCLK Period
tsclkw
4 x tclw
--
ns
SCLK Pulse Width Low
tsclkl
2 x tclw
--
ns
SCLK Pulse Width High
tclkh
60
-
-
ns
SCLK falling to SDATA valid
tdss
--
tclw + 20 ns
ns
LRCK edge to MSB valid
tlrdss
--
tclw + 20 ns
ns
SCLK rising to LRCK edge delay
tslr1
tclw + 20 ns
-
-
ns
LRCK edge to rising SCLK setup time
tslr2
tclw + 20 ns
-
-
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com