CS5397 datasheet(25/40 Pages) CIRRUS

25 / 40 page

CS5396 CS5397

DS229PP2

** “default” ==> bit status after power-up-sequence

Analog control (address 00000001)

FSTART (Frame start)Default = ‘0’.

This bit must be set to ‘1’ to synchronize the modulator output and the decimation filter input

and is automatically reset to ‘0’ after a “fstart” pulse is sent to the analog and digital block.

GNDCAL (Ground calibration enable)

Default = ‘0’.

Modulator input is tied to internal “Vcom” when this bit is ‘1’.

AAPD (Analog Section of modulator in power down)

Default = ‘0’.

The analog section of the modulator is in power down mode when aapd = ‘1’.

ADPD (Digital Section of modulator in power down)

Default = ‘0’.

The digital section on the modulator is in power down mode when adpd = ‘1’.

TEST BIT

Default =’0’.

Must remain at 0.

Mode (address 00000010)

128x/64x

Default = ‘0’.

Oversampling ratio is 128 when this bit is ‘1’ and 64 when this bit is ‘0’.

CAL (System calibration enable)

Default = ‘0’.

Setting this bit to ‘1’ will initiate calibration.

This bit is automatically reset to ‘0’ following calibration.

Change_sign (Change Sign enable)

Default = ‘0’.

A ‘1’ will interchange the analog input paths within each channel resulting in a phase inversion

of the analog signal. This bit applies to both channels.

_LR/LL (Left-Right output disable) Default = ‘0’.

If this bit is ‘0’, SDATA1 will output the Left and Right channel data from the sdata1 source and

SDATA2 will output the Left and Right channel data from the sdata2 source as described else-

where in the data sheet.

If this bit is set to ‘1’, the Left channel data from sdata1 source and sdata2 source (stored in

Audio port register) will be sent out in SDATA1. SDATA2 will output all the Right channel data.

765

4321

fstart

gndcal

aapd

adpd

1bit

000

4321

128x/64x

cal

change_sign

_LR/LL

_hpen

s/_m

DFS

mute

0000

CS5397 Datasheet(PDF) 25 Page - Cirrus Logic

CS5397 Datasheet(HTML) 25 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datasheet Download

Link URL