LQFP64 datasheet(63/116 Pages) STMICROELECTRONICS

63 / 116 page

DocID14619 Rev 13

63/116

SPC560B40x/50x, SPC560C40x/50x

Package pinouts and signal descriptions

115

Table 26. Voltage regulator electrical characteristics

Symbol

Parameter

Conditions(1)

Value

Unit

Min

Typ

Max

CREGn

SR —

Internal voltage regulator external

capacitance

—

200

—

500

RREG

SR —

Stability capacitor equivalent serial

resistance

Range:

10 kHz to 20 MHz

——

0.2

CDEC1

SR — Decoupling capacitance(2) ballast

VDD_BV/VSS_LV pair:

VDD_BV = 4.5 V to 5.5 V

100

(3)

470(4)

—

VDD_BV/VSS_LV pair:

VDD_BV = 3 V to 3.6 V

400

—

CDEC2

SR —

Decoupling capacitance regulator

supply

VDD/VSS pair

100

—

SR — Maximum slope on VDD

—

250 mV/µs



VDD(STDBY)|SR —

Maximum instant variation on VDD

during standby exit

——

SR —

Maximum slope on VDD during

standby exit

——

mV/µs

VMREG

Main regulator output voltage

Before exiting from

reset

—

1.32

—

After trimming

1.16

1.28

—

IMREG

SR —

Main regulator current provided to

VDD_LV domain

——

—

150

IMREGINT

CC D

Main regulator module current

consumption

IMREG = 200 mA

—

IMREG = 0 mA

—

VLPREG

CC P

Low power regulator output

voltage

After trimming

1.16

1.28

—

ILPREG

SR —

Low power regulator current

provided to VDD_LV domain

—

——

ILPREGINT

Low power regulator module

current consumption

ILPREG = 15 mA;

TA = 55 °C

——

600

µA

—

ILPREG = 0 mA;

TA = 55 °C

—

5—

VULPREG

CC P

Ultra low power regulator output

voltage

After trimming

1.16

1.28

—

VDD

VDD STDBY



LQFP64 Datasheet(PDF) 63 Page - STMicroelectronics

LQFP64 Datasheet(HTML) 63 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL