STV9212 datasheet(23/34 Pages) STMICROELECTRONICS

23 / 34 page

23/34

STV9212

I²C-Bus Interface Specifications

Bits[5:4] = Test mode activation bits for device

testing in fabrication.

0: Normal operation mode (Default)

1: Test mode

Bits[3:0] = Internal band width limitation control.

Refer to electrical characteristics.

Sad0E

Read/Write

Reset Value: 1100 0001 (C1h)

Bit 7 = Video Insertion Pulse depth.

0: 0.2V

1: 0.4V (default)

Bits[6:1] = Infra-black level offset control

simultaneously on all three video

channels.

Bit 0 = Control range of infra-black level

adjustments via

IBL1, IBL2 and IBL3

registers. Acts either on video signal

channels or CO1, CO2, CO3 outputs.

Refer to electrical characteristics.

0: Wide

1: Narrow (default)

Sad0F

Read/Write

Reset Value: 0000 1001 (09h)

Bit 7 = PictureBooST General Enable.

(PBGEN)

0: Disable, function inhibited (Default)

1: Enable, function active

Bit 6 = PictureBooST Insertion Control.

(PBINS)

0: PB pin insertion (Default)

1: Permanent insertion regardless of

signal on PB pin

Bit 5 = Reserved.

Bits[4:3] = PictureBooST Contrast Control

(PBCRST)

Bit 2 = Reserved.

Bits[1:0] = PictureBooST Brightness Control

(PBBRIG)

Sad10

Read/Write

Reset Value: 0010 1000 (28h)

Bit 7 = PictureBooST vivacity and brightness

enable.

0: Disable (default)

1: Enable

Bits[6:5] = PictureBooST Vivacity Amplitude

Control.

Bit 4 = Reserved.

Bits[3:1] = PictureBooST Vivacity Time Constant

Control.

Bit 0 = Reserved.

VIP

IBOF[5:0]

IBLR

PBGE

PBIN

PBCRST[1:0]

PBBRIG[1:0]

PBVIV

PBVIVAM[1:0]

PBVIVTC[2:0]

STV9212 Datasheet(PDF) 23 Page - STMicroelectronics

STV9212 Datasheet(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34

Datasheet Download

Link URL