Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

L9305 Datasheet(PDF) 47 Page - STMicroelectronics

Part # L9305
Description  Automotive 4-channel valve driver
PDF  107 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9305 Datasheet(HTML) 47 Page - STMicroelectronics

Back Button L9305 Datasheet HTML 43Page - STMicroelectronics L9305 Datasheet HTML 44Page - STMicroelectronics L9305 Datasheet HTML 45Page - STMicroelectronics L9305 Datasheet HTML 46Page - STMicroelectronics L9305 Datasheet HTML 47Page - STMicroelectronics L9305 Datasheet HTML 48Page - STMicroelectronics L9305 Datasheet HTML 49Page - STMicroelectronics L9305 Datasheet HTML 50Page - STMicroelectronics L9305 Datasheet HTML 51Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 107 page
background image
9
SPI
The SPI interface is used to configure the device, control the outputs and read diagnostic and status registers.
9.1
SPI protocol
The SPI protocol is defined by 32-bit frames with 5 bits of CRC (Cyclic Redundancy Check) for transmit and
receive. MOSI frame consists of an 8-bit address, 16-bit data, 5-bit CRC field and a one-bit frame counter. MISO
frame consists of SPI error and IC status information, address feedback, 16-bit data and 5-bit CRC field. SPI
communication uses various safety mechanisms to ensure high safety level coverage as defined in ISO26262
table D.8:
5-bit CRC check (Hamming distance of 3 over 26 bits data)
Frame Counter and Address Feedback
Timeout Monitoring
Short and Long Frame Length
All R/W registers are mirrored (i.e., simultaneously written with the same value) and the content of each main
register is verified with its related mirror register. Should a mismatch be detected, a fault flag is set. Details of this
safety feature are summarized in Section 8.6. The SPI frame format is shown in Figure 21.
Figure 21. SPI Frame Format
BIT
MOSI
MISO
31
RW
Page
Idx
0
cnt
Data[n]
Data[n-1]
IndxFdbk
PageFdbk
IERR
E
CRC
CRC
30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
GADG2709181448PS
The protocol implements Out of Frame response meaning the MISO output frame is related to the previous
transmitted MOSI frame as shown in Figure 22. The First SPI transfer after power on reset will have a fixed MISO
response consisting in the device ID.
Figure 22. Out of frame response
Frame #n
Add_#n
Data[Add_#n]
IC Registers
Data_#n = 0x0000
R
0
0
crc
0
0
0
crc
Data_#n-1
Add_#n-1
Frame #n+1
Add_#n+1
Data_#n+1 = 0xYYYY
RW
0
0
crc
0
0
0
crc
Data_#n
Add_#n
GADG2709181450PS
Upon power on reset, the first SPI Frame will set all SPI fault bits and address bits to “0” and the data field will
contain the device ID as shown in Figure 23.
L9305
SPI
DS12774 - Rev 10
page 47/107



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com