STM32W108HB datasheet(46/278 Pages) STMICROELECTRONICS

46 / 278 page

System modules

STM32W108HB STM32W108CC STM32W108CB STM32W108CZ

46/278

Doc ID 16252 Rev 14

6.2.3

Reset generation

The Reset Generation module responds to reset sources and generates the following reset

signals:

●

PORESET

Reset of the ARM® Cortex-M3 CPU and ARM® Cortex-M3

System Debug components (Flash Patch and Breakpoint,

Data Watchpoint and Trace, Instrumentation Trace Macrocell,

Nested Vectored Interrupt Controller). ARM defines

PORESET as the region that is reset when power is applied.

●

SYSRESET

Reset of the ARM® Cortex-M3 CPU without resetting the

Core Debug and System Debug components, so that a live

system can be reset without disturbing the debug

configuration.

●

DAPRESET

Reset to the SWJ's AHB Access Port (AHB-AP).

●

PRESETHV

Peripheral reset for always-on power domain, for peripherals

that are required to retain their configuration across a deep

sleep cycle.

●

PRESETLV

Peripheral reset for core power domain, for peripherals that

are not required to retain their configuration across a deep

sleep cycle.

Table 6 shows which reset sources generate certain resets.

POR HV

POR LV (in deep sleep)

POR LV (not in deep

sleep)

RSTB

Watchdog reset

Software reset

Option byte error

Normal deep sleep

Emulated deep sleep

Debug reset

Table 6.

Generated resets

Reset source

Reset generation

PORESET

SYSRESET

DAPRESET

PRESETHV

PRESETLV

XXX

STM32W108HB Datasheet(PDF) 46 Page - STMicroelectronics

STM32W108HB Datasheet(HTML) 46 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL