Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

STM32W108HB Datasheet(PDF) 24 Page - STMicroelectronics

Part # STM32W108HB
Description  High-performance, IEEE 802.15.4 wireless system-on-chip with up to 256 Kbytes of embedded Flash memory
PDF  278 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32W108HB Datasheet(HTML) 24 Page - STMicroelectronics

Back Button STM32W108HB Datasheet HTML 20Page - STMicroelectronics STM32W108HB Datasheet HTML 21Page - STMicroelectronics STM32W108HB Datasheet HTML 22Page - STMicroelectronics STM32W108HB Datasheet HTML 23Page - STMicroelectronics STM32W108HB Datasheet HTML 24Page - STMicroelectronics STM32W108HB Datasheet HTML 25Page - STMicroelectronics STM32W108HB Datasheet HTML 26Page - STMicroelectronics STM32W108HB Datasheet HTML 27Page - STMicroelectronics STM32W108HB Datasheet HTML 28Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 278 page
background image
Pinout and pin description
STM32W108HB STM32W108CC STM32W108CB STM32W108CZ
24/278
Doc ID 16252 Rev 14
34
29
PC3
I/O
Digital I/O
Either Enable with GPIO_DBGCR[5],
or enable Serial Wire mode (see JTMS description)
JTDI
I
JTAG data in from debugger
Selected when in JTAG mode (default mode, see JTMS
description, Pin 35)
Internal pull-up is enabled
35
30
PC4
I/O
Digital I/O
Enable with GPIO_DBGCR[5]
JTMS
I
JTAG mode select from debugger
Selected when in JTAG mode (default mode)
JTAG mode is enabled after power-up or by forcing NRST low
Select Serial Wire mode using the ARM-defined protocol
through a debugger
Internal pull-up is enabled
SWDIO
I/O
Serial Wire bidirectional data to/from debugger
Enable Serial Wire mode (see JTMS description)
Select Serial Wire mode using the ARM-defined protocol
through a debugger
Internal pull-up is enabled
36
PB0
I/O
Digital I/O
VREF
Analog O
ADC reference output.
Enable analog function with GPIOB_CRL[3:0].
VREF
Analog I
ADC reference input.
Enable analog function with GPIOB_CRL[3:0].
Enable reference output with an ST system function.
IRQA
I
External interrupt source A.
TRACECLK
(see also Pin
25)
O
Synchronous CPU trace clock.
Enable trace interface in ARM core.
Select alternate output function with GPIOB_CRL[3:0].
TIM1CLK
I
Timer 1 external clock input.
TIM2MSK
I
Timer 2 external clock mask input.
37
VDD_PADS
Power
Pads supply (2.1 to 3.6 V).
Table 2.
Pin descriptions (continued)
48-Pin
Package
Pin no.
40-Pin
Package
Pin no.
Signal
Direction
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com