Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

Z8FS040 Datasheet(PDF) 37 Page - Zilog, Inc.

Part # Z8FS040
Description  ZMOTION Detection and Control Family Featuring Zilog?셲 PIR Technology
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z8FS040 Datasheet(HTML) 37 Page - Zilog, Inc.

Back Button Z8FS040 Datasheet HTML 33Page - Zilog, Inc. Z8FS040 Datasheet HTML 34Page - Zilog, Inc. Z8FS040 Datasheet HTML 35Page - Zilog, Inc. Z8FS040 Datasheet HTML 36Page - Zilog, Inc. Z8FS040 Datasheet HTML 37Page - Zilog, Inc. Z8FS040 Datasheet HTML 38Page - Zilog, Inc. Z8FS040 Datasheet HTML 39Page - Zilog, Inc. Z8FS040 Datasheet HTML 40Page - Zilog, Inc. Z8FS040 Datasheet HTML 41Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 37 / 56 page
background image
ZMOTION
TM Detection and Control Family
Product Specification
PS028506-1110
PRELIMINARY
32
PIR Process Rate (ePIR_Process_Rate)
Bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Field
PIR Process Rate
Control
Read
Address
F3H
F4H
PIR Process Rate (Bits 0-7)
Controlled by PIR engine
The PIR Process Rate Indicator is provided by the Engine to determine if the user application process
and interrupts overhead is impacting the performance of the Engine. If the Engine process rate drops
significantly, its ability to detect motion can be significantly reduced. This value is typically used at the
application development stage. This number gives an indication of how much CPU time the Engine is
receiving. Higher numbers are better. Generally, if the process rate drops below 0080h, the ability to
detect motion could be compromised.
Note: The 16 bit value provided by these two 8 bit registers must be read as an atomic operation by the
application. This can be ensured by either using the CPU’s ATM instruction or by disabling interrupts
while reading the two 8 bit registers.
PIR Sample Size Register (ePIR_Sample_Size)
Bit
7
6
5
4
3
2
1
0
Field
PIR Sample Size
Control
Read/Write
Address
F5H
PIR Sample Size (Bits 0-7)
Controlled by application
This register controls the amount of averaging that the engine performs on the incoming PIR signal ADC
samples. More averaging improves signal noise immunity at the cost of a slower sample rate.
PIR Debounce Time Register (ePIR_Debounce)
Bit
7
6
5
4
3
2
1
0
Field
PIR Debounce Time
Control
Read/Write
Address
F6H
PIR Debounce Time (Bits 0-7)
Controlled by application
This register controls the amount of time that the engine will wait to fully debounce a motion signal.
Longer times result in detection of subtle motion at the cost of more potential false motion detections.
Valid range is from 01h to FFh.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com