PCF5271CVM100 datasheet(38/56 Pages) FREESCALE

38 / 56 page

MCF5271 Integrated Microprocessor Hardware Specification, Rev. 1.2

Preliminary Electrical Characteristics

Freescale Semiconductor

Timings listed in Table 30 are shown in Figure 6 & Figure A-3.

Figure 6. General Input Timing Requirements

8.6

Processor Bus Output Timing Specifications

Table 31 lists processor bus output timings.

Table 31. External Bus Output Timing Specifications

Name

Characteristic

Symbol

Min

Max

Unit

Control Outputs

B6a

CLKOUT high to chip selects valid 1

tCHCV

—0.5tCYC +5

B6b

CLKOUT high to byte enables (BS[3:0]) valid2

tCHBV

—0.5tCYC +5

B6c

CLKOUT high to output enable (OE) valid3

tCHOV

—0.5tCYC +5

CLKOUT high to control output (BS[3:0], OE) invalid

tCHCOI

0.5tCYC+1.5

—

B7a

CLKOUT high to chip selects invalid

tCHCI

0.5tCYC+1.5

—

Invalid

CLKOUT(75MHz)

TSETUP

THOLD

Input Setup And Hold

1.5V

trise

Vh = VIH

Vl = VIL

1.5V

1.5V Valid

tfall

Vh = VIH

Vl = VIL

Input Rise Time

Input Fall Time

* The timings are also valid for inputs sampled on the negative clock edge.

Inputs

CLKOUT

PCF5271CVM100 Datasheet(PDF) 38 Page - Freescale Semiconductor, Inc

PCF5271CVM100 Datasheet(HTML) 38 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL