PCF5271CVM100 datasheet(16/56 Pages) FREESCALE

16 / 56 page

MCF5271 Integrated Microprocessor Hardware Specification, Rev. 1.2

Modes of Operation

Freescale Semiconductor

Modes of Operation

5.1

Chip Configuration Mode—Device

Operating Options

•

Chip operating mode:

— Master mode

•

Boot device/size:

— External device boot

– 32-bit

– 16-bit (Default)

–8-bit

•

Output pad strength:

PST[3:0]

—

77:74

M11, N11, P11,

L10

Test

TEST

—

PLL_TEST

—

Power Supplies

VDDPLL

—

M13

VSSPLL

—

L14

OVDD

—

1, 18, 32, 41, 55,

69, 81, 94, 105,

114, 128, 138,

145

E5, E7, E10, F7,

F9, G6, G8, H7,

H8, H9, J6, J8,

J10, K5, K6, K8

VSS

—

17, 31, 40, 54,

67, 80, 88, 93,

104, 113, 127,

137, 144, 160

A1, A14, E6, E9,

F6, F8, F10, G7,

G9, H6, J5, J7,

J9, K7, P1, P14

VDD

—

16, 53, 103

D6, F11, G4, L4

NOTES:

Refers to pin’s primary function. All pins which are configurable for GPIO have a pullup enabled

in GPIO mode with the exception of PBUSCTL[7], PBUSCTL[4:0], PADDR, PBS, PSDRAM.

If JTAG_EN is asserted, these pins default to Alternate 1 (JTAG) functionality. The GPIO

module is not responsible for assigning these pins.

Table 2. MCF5270 and MCF5271 Signal Information and Muxing (continued)

Signal Name

GPIO

Alternate 1 Alternate 2 Dir.1

MCF5270

MCF5271

160 QFP

MCF5270

MCF5271

196 MAPBGA

PCF5271CVM100 Datasheet(PDF) 16 Page - Freescale Semiconductor, Inc

PCF5271CVM100 Datasheet(HTML) 16 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Download

Link URL