Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

STV0299B Datasheet(PDF) 21 Page - STMicroelectronics

Part # STV0299B
Description  QPSK/BPSK LINK IC
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STV0299B Datasheet(HTML) 21 Page - STMicroelectronics

Back Button STV0299B Datasheet HTML 17Page - STMicroelectronics STV0299B Datasheet HTML 18Page - STMicroelectronics STV0299B Datasheet HTML 19Page - STMicroelectronics STV0299B Datasheet HTML 20Page - STMicroelectronics STV0299B Datasheet HTML 21Page - STMicroelectronics STV0299B Datasheet HTML 22Page - STMicroelectronics STV0299B Datasheet HTML 23Page - STMicroelectronics STV0299B Datasheet HTML 24Page - STMicroelectronics STV0299B Datasheet HTML 25Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 36 page
background image
STV0299B
5REGISTER LIST (continued)
21/36
DAC REGISTERS (refer to
Section 4.1.11 on page 10)
DACR1 (MSB)
06
A2
[7:5]
DAC Mode
This field controls the DAC:
000: Functions as output port. The DAC output permanently 0.
001: Functions as output port. DAC output permanently 1.
010: High impedance mode.
100: Functions as DAC. Duty cycle modulated at fCLK/16.
101: Functions as DAC. Duty cycle modulated at fCLK/4.
110: Functions as DAC. Duty cycle modulated at fCLK.
Other: Reserved functions.
4
This bit must be programmed to zero.
[3:0]
DAC: 4 MSB
DACR2 (LSB)
07
00
[7:0]
DAC: 8 LSB
DISEQC AND LOCK CONTROL REGISTER (refer to
Section 4.1.12 on page 10)
DiSEqC
08
60
[7:6]
Lock Output
00: 0
01: 1
10: CF
11: LK
5
Lock Configuration
1: Open drain
0: Push-pull
[4:3]
These bits must be programmed to zero.
2
DiSEqC/Unmodulated Burst
[1:0]
DiSEqC Mode
DISEQC FIFO (refer to
Section 4.1.12 on page 10)
DiSEqC FIFO
09
00
[7:0]
FIFO byte
DISEQC STATUS (refer to
Section 4.1.12 on page 10)
DiSEqC
Status
0A
R0
7
Input Port: This bit gives the input level on the pin IP0. It is an input
port for general use purposes.
6
SDAT Input State
[5:2]
Not relevant.
1
FIFO empty
0
FIFO full
RESERVED
0B
Reserved
Name
HEX
Address
Reset
Value
Bit
Position
Signal Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com