ST7FLCD1 datasheet(65/95 Pages) STMICROELECTRONICS

Part #	ST7FLCD1

Description	8-bit MCU for LCD Monitors with 60 KBytes Flash,2 KBytes RAM, 2 DDC Ports and Infrared Controller

PDF	95 Pages

Scroll/Zoom	100%

Manufacturer	STMICROELECTRONICS [STMicroelectronics]

Direct Link	http://www.st.com

Logo

65 / 95 page

65/95

ST7FLCD1

Display Data Channel Interfaces (DDC)

Random address read: The master performs a dummy write to load the data address into the

pointer LSB. Then the master sends a RESTART condition followed by a read Device Address (RW

= 1).

Sequential address read: This mode is similar to the current and random address reads, except

that the master DOES acknowledge the data byte for the DDC2B Interface to output the next byte in

sequence. To terminate the read operation the master must NOT acknowledge the last data byte

and must generate a STOP condition. The data output are issued from consecutive memory

addresses.

End of communication: Upon a detection of NACK or STOP conditions at the end of a read

transfer, the bit ENDCF is set and an interrupt is generated if ENDCE is set.

Figure 38: Read Sequences

DATA OUT

DEV ADDR

SDA

ADDR

ADDR + 1

Addr.

Pointer

DATA ADDR.

DEV ADDR

SDA

XXXXh

ADDR

Addr.

Pointer

ADDR + 1

DATA OUT

DEV ADDR

DATA OUT 1

DEV ADDR

SDA

ADDR

Addr.

Pointer

DATA OUT 2

DATA OUT n

ADDR + n -1

ADDR + 1

ADDR + n

Current Address Read

Random Address Read

Sequential Address Read

ENDCF flag is set

ST7FLCD1 Datasheet(PDF) 65 Page - STMicroelectronics

ST7FLCD1 Datasheet(HTML) 65 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95

Datasheet Download

Link URL