| Electronic Components Datasheet Search |
|
PSD413A2 Datasheet(PDF) 84 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
PSD413A2 Datasheet(HTML) 84 Page - STMicroelectronics |
|
84 / 123 page ![]() PSD4XX Family 81 Symbol Parameter Conditions Min Typ Max Unit VCC Supply Voltage All Speeds 4.5 5 5.5 V VIH High Level Input Voltage 4.5 V < VCC < 5.5 V 2 VCC + 0.5 V VIL Low Level Input Voltage 4.5 V < VCC < 5.5 V –0.5 0.8 V VIH1 Reset High Level Input Voltage (Note 1) 0.8 VCC VCC + 0.5 V VIL1 Reset Low Level Input Voltage (Note 1) –0.5 0.2 VCC –0.1 V VHYS Reset Pin Hysteresis 0.3 V VOL Output Low Voltage IOL = 20 µA, VCC = 4.5 V 0.01 0.1 V IOL = 8 mA, VCC = 4.5 V 0.15 0.45 V VOH Output High Voltage IOH = –20 µA, VCC = 4.5 V 4.4 4.49 V IOH = –2 mA, VCC = 4.5 V 2.4 3.9 V VSBY SRAM Standby Voltage 2.7 VCC V ISBY SRAM Standby Current VCC = 0 V 0.5 1 µA IIDLE Idle Current (VSTDBY Pin) VCC > VSBY –0.1 0.1 µA VDF SRAM Data Retention Voltage Only on VSTBY 2V ISB1 Standby Supply Power Down Mode CSI >VCC –0.3 V (Note 2) 50 100 µA (PSD4XX) Current Sleep Mode CSI >VCC –0.3 V (Note 3) 30 40 µA ISB2 Standby Supply Power Down Mode CSI >VCC –0.3 V (Note 2) 25 50 µA (ZPSD4XX) Current Sleep Mode CSI >VCC –0.3 V (Note 3) 10 20 µA ILI Input Leakage Current VSS < VIN < VCC –1 ±0.1 1 µA ILO Output Leakage Current 0.45 < VIN < VCC –10 ± 5 10 µA ZPLD_TURBO = OFF, See ISB1 f = 0 MHz (Note 4) and ISB2 ICC (DC) Operating ZPLD Adder ZPLD_TURBO = ON, (Note 4a) Supply Current f = 0 MHz 400 700 µA/PT EPROM Adder f = 0 MHz 0 mA SRAM Adder f = 0 MHz 0 mA ZPLD AC Adder See Fig. 38 4 mA/MHz CMiser = ON and EPROM AC Adder (8-bit bus mode) 0.8 2 mA/MHz All other cases 1.8 4 mA/MHz ICC (AC) CMiser = ON and (Note 4a) (8-bit bus mode) 1.4 2.7 mA/MHz SRAM AC Adder CMiser = ON and 2 4 mA/MHz (16-bit bus mode) CMiser = OFF 3.8 7.5 mA/MHz 13.6 DC Characteristics (5 V ± 10% Versions) NOTES: 1. Reset input has hysteresis. VIL1 is valid at or below 0.2VCC –0.1. VIH1 is valid at or above 0.8VCC. 2. CSI is high or internal Power Down mode is active. 3. Sleep mode bit is set and internal Power Down is active. 4. See ZPLD ICC/Frequency Power Consumption graph for details. 4a. IOUT = 0 mA. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |