| Electronic Components Datasheet Search |
|
WM9713 Datasheet(PDF) 53 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM9713 Datasheet(HTML) 53 Page - Wolfson Microelectronics plc |
|
53 / 111 page ![]() Preliminary Technical Data WM9713L 1 PTD, March 2004, Rev 2.2 53 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 15 MUL 1 (Mute) Mute SPKL 1: Mute (OFF) 0: No Mute (ON) 14 ZCL 0 Left zero cross enable 0: Change gain immediately 1: Change gain only on zero crossings, or after time-out 13:8 SPKLVOL 000000 (0dB) SPKL Volume 000000: 0dB (maximum) 000001: -1.5dB … (1.5dB steps) 011111: -46.5dB 1xxxxx: -46.5dB 7 MUR 1 (Mute) Mute SPKR 1: Mute (OFF) 0: No Mute (ON) 6 ZCR 0 Right zero cross enable 0: Change gain immediately 1: Change gain only on zero crossings, or after time-out 02h Speaker Volume 5:0 SPKRVOL 00000 (0dB) SPKR Volume Similar to SPKLVOL Table 36 SPKL / SPKR PGA Control Note: 1. For BTL speaker drive, it is recommended that both PGAs have the same gain setting. AUXILLARY OUTPUTS – OUT3 AND OUT4 The OUT3 and OUT4 outputs (pins 37 and 33) are designed to drive a loudspeaker load down to 8 Ω and can also be used as line outputs and headphone outputs. They are designed to drive an 8 Ω load AC coupled or in a BTL (capless) configuration and can be used as a midrail buffer to drive the headphone outputs in a capless DC configuration. The available input sources are INV1/2 and Vmid (see Table 37). REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 3:2 OUT3 00 (Vmid) OUT3 input source select 00: Vmid 01: no i/p (ZH if buffer disabled) 10: INV1 11: unused 1Ch Output PGA Mux Select 1:0 OUT4 00 (Vmid) OUT4 input source select 00: Vmid 01: no i/p (ZH if buffer disabled) 10: INV2 11: unused Table 37 OUT3 / OUT4 PGA Input Source The signal volume on OUT3 and OUT4 can be independently adjusted under software control by writing to register 06h. When not in use OUT3 and OUT4 can be powered down using the Powerdown register bits OUT3 and OUT4 (register 3Eh, bits [11:12]). To minimise pops and clicks when the PGA is powered down / up it is recommended that the Vmid input is selected during the power down / up cycle. This ensures the same DC level is maintained on the output pin throughout. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |