| Electronic Components Datasheet Search |
|
WM9713 Datasheet(PDF) 81 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM9713 Datasheet(HTML) 81 Page - Wolfson Microelectronics plc |
|
81 / 111 page ![]() Preliminary Technical Data WM9713L 1 PTD, March 2004, Rev 2.2 81 POWER MANAGEMENT INTRODUCTION The WM9713L includes the standard power down control register defined by the AC’97 specification (register 26h). Additionally, it also allows more specific control over the individual blocks of the device through register Powerdown registers 3Ch and 3Eh. Each particular circuit block is active when both the relevant bit in register 26h AND the relevant bit in the Powerdown registers 3Ch and 3Eh are set to ‘0’. Note that the default power-up condition is all OFF. AC97 CONTROL REGISTER REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 14 PR6 1 (OFF) Disables all output PGAS 13 PR5 1 (OFF) Disables internal clock 12 PR4 1 (OFF) Disables AC-link interface (external clock off) 11 PR3 1 (OFF) Disables VREF, input PGAs, DACs, ADCs, mixers and outputs 10 PR2 1 (OFF) Disables input PGAs and mixers 9 PR1 1 (OFF) Disables stereo DAC 8 PR0 1 (OFF) Disables stereo ADCs and record mux PGA 3 REF 0 Read-only bit, indicates VREF is ready (inverse of PR2) 2 ANL 0 Read-only bit, indicates analogue mixers are ready (inverse of PR3) 1 DAC 0 Read-only bit, indicates stereo DAC is ready (inverse of PR1) 26h Powerdown/ Status register 0 ADC 0 Read-only bit, indicates stereo ADC is ready (inverse of PR0) Table 63 Powerdown and Status Register (Conforms to AC’97 Rev 2.2) EXTENDED POWERDOWN REGISTERS REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 15 PADCPD 1 (OFF) Disables touchpanel/aux ADC 14 VMID1M 1 (OFF) Disables 1Meg Vmid resistor string 13 TSHUT 1 (OFF) Disables thermal shutdown 12 VXDAC 1 (OFF) Disables VXDAC 11 AUXDAC 1 (OFF) Disables AUXDAC 10 MBIAS 1 (OFF) Disables master bias reference generator 9 PLL 1 (OFF) Disables PLL 7 DACL 1 (OFF) Disables left DAC (see Note 1) 6 DACR 1 (OFF) Disables right DAC (see Note 1) 5 ADCL 1 (OFF) Disables left ADC 4 ADCR 1 (OFF) Disables right ADC 3 HPLX 1 (OFF) Disables left headphone mixer 2 HPRX 1 (OFF) Disables right headphone mixer 1 SPKX 1 (OFF) Disables speaker mixer 3Ch Powerdown (1) 0 MX 1 (OFF) Disables mono mixer Note: When analogue inputs or outputs are disabled, they are internally connected to VREF through a large resistor (VREF=AVDD/2 except when VREF and VMID1M are both OFF). This maintains the potential at that node and helps to eliminate pops when the pins are re-enabled. Table 64 Extended Power Down Register (1) (Additional to AC’97 Rev 2.2) Note: 1. When disabling a PGA, always ensure that it is muted first. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |