WM9713 datasheet(17/111 Pages) WOLFSON

17 / 111 page

Preliminary Technical Data

WM9713L

PTD, March 2004, Rev 2.2

CLOCK GENERATION

WM9713L supports clocking from 2 separate sources, which can be selected via the AC’97 interface:

•

External clock input MCLKA

•

External clock input MCLKB

The source clock is divided to appropriate frequencies in order to run the AC’97 interface, PCM

interface, voice DAC and Hi-fi DSP by means of a programmable divider block. Clock rates may be

changed during operation via the AC’97 link in order support alternative modes, for example low

power mode when voice data is being transmitted only. A PLL is present to add flexibility in selection

of input clock frequencies, typical choices being 2.048MHz, 4.096MHz or 13MHz.

Default mode on power-up assumes a clock will be present on MCLKA with the PLL powered down.

This enables data to be clocked via the AC’97 link to define the desired clock divider mode and

whether PLL needs to be activated.

Note: This clock can be any available frequency.

When muxing between MCLKA and MCLKB both clocks must be active for at least two clock cycles

after the switching event.

CLOCK DIVISION MODES

Figure 2 shows the clocking strategy for WM9713L. Clocking is controlled by CLK_MUX, CLK_SRC

and S[6:0].

•

CLKAX2, CLKBX2 – clock doublers on inputs MCLKA and MCLKB.

•

CLK_MUX - selects between MCLKA and MCLKB.

•

CLK_SRC – selects between external or PLL derived clock reference.

•

S[3:0] – sets the voice DAC clock rate and PCM interface clock when in master mode

(division ratio 1 to 16 available).

•

S[6:4] - sets the hi-fi clocking rate (division ratio 1 to 8 available).

The registers used to set these switches can be accessed from register address 44h (see Table 1).

If a mode change requires switching from an external clock to a PLL generated clock then it is

recommended to set the clock division ratios required for the PLL clock scheme prior to switching

between clocks. This option is accommodated by means of two sets of registers SPLL[6:0] and

SEXT[6:0]. If the PLL is selected (CLK_SRC = 0) S[6:0] = SPLL[6:0], if an external clock is selected

(CLK_SRC = 1) S[6:0] = SEXT[6:0]. SEXT[6:0] is defined in register address 44h. SPLL[6:0] is defined in

function.

Writing to registers 44h and 46h enables pre-programming of the required clock mode before the

PLL output is selected.

WM9713 Datasheet(PDF) 17 Page - Wolfson Microelectronics plc

WM9713 Datasheet(HTML) 17 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL