| Electronic Components Datasheet Search |
|
WM9713 Datasheet(PDF) 97 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM9713 Datasheet(HTML) 97 Page - Wolfson Microelectronics plc |
|
97 / 111 page ![]() Preliminary Technical Data WM9713L 1 PTD, March 2004, Rev 2.2 97 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION REFER TO 6 MONO 0 (Off) Enables fast power for MONO output 5 SPKL 0 (Off) Enables fast power for SPKL output 4 SPKR 0 (Off) Enables fast power for SPKR output 3 HPL 0 (Off) Enables fast power for HPL output 2 HPR 0 (Off) Enables fast power for HPR output 1 OUT3 0 (Off) Enables fast power for OUT3 output 42h 0 OUT4 0 (Off) Enables fast power for OUT4 output Analogue Audio Outputs, Power-Up Register 42h controls power-up conditions for output PGAs. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION REFER TO 14:1 2 SEXT[6:4] 000 (div 1) Defines clock division ratio for Hi-fi block: 000=f; 001=f/2; ... ; 111=f/8 11:8 SEXT[3:0] 0000 (div 1) Defines clock division ratio for PCM interface and voice DAC: 0000=f; 0001=f/1; … ; 1111=f/16 7 CLKSRC 1 (ext clk) Selects between PLL clock and External clock 5:3 PENDIV 000 (div 16) Sets PENADC clock divisor: 000=f/16; 001=f/12; 010=f/8; 011=f/6; 100=f/4; 101=f/3; 110=f/2; 111=f 2 CLKBX2 0 (Off) Clock doubler for MCLKB 1 CLKAX2 0 (Off) Clock doubler for MCLKA 44h 0 CLKMUX 0 (MCLKA) Selects between MCLKA and MCLKB (N.B. On power-up clock must be present on MCLKA and must be active for 2 clock cycles after switching to MCLKB) Clock Generation Register 44h controls clock division and muxing. REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION REFER TO 15:1 2 N[3:0] 0000 PLL integer division control (must be set between 5- 12 for integer N mode) 11 LF 0 = off Allows PLL operation with low frequency input clocks (< 8.192MHz) 10 SDM 0 Sigma Delta Modulator enable. Allows fractional N division 9 DIVSEL 0 = off Enables input clock to PLL to be divided by 2 or 4. Use if input clock is above 14.4MHz 8 DIVCTL 0 Controls division mode when DIVSEL is high. 0 = div by 2, 1= div by 4. 6:4 PGADDR 000 Pager address bits to access programming of K[21:0] and SPLL[7:0] 46h 3:0 PGDATA 0000 Pager data bits Analogue Audio Outputs, Power-Up Register 46h controls PLL clock generation. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |