LPC55S6X datasheet(43/128 Pages) NXP

43 / 128 page

LPC55S6x

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 1.9 — 10 February 2020

43 of 128

NXP Semiconductors

LPC55S6x

32-bit ARM Cortex-M33 microcontroller

7.12 Protected Flash Region (PFR)

The protected flash region is available to configure secure boot, debug authentication,

read UUID, store PUF in key store area, and user defined fields available for specific data

storage.

7.13 Memory mapping

7.14 AHB multilayer matrix

The LPC55S6x uses a multi-layer AHB matrix to connect the CPU buses and other bus

masters to peripherals in a flexible manner that optimizes performance by allowing

peripherals that are on different slave ports of the matrix to be accessed simultaneously

by different bus masters. The device block diagram in Figure 3 shows details of the

available matrix connections.

7.15 Memory Protection Unit (MPU)

CPU0 has a memory protection unit (MPU) that provides fine grain memory control,

enabling applications to implement security privilege levels, separating code, data and

stack on a task-by-task basis. Such requirements are critical in many embedded

applications.

The MPU register interface is located on the CPU private peripheral bus and is described

in detail in Ref 1 “Cortex-M33 DEBUG”

7.16 TrustZone and system mapping on this device

The implementation of ARM TrustZone for CPU0 involves using address bit 28 to divide

the address space into potential secure and non-secure regions. Address bit 28 is not

decoded in memory access hardware, so each physical location appears in two places on

whatever bus they are located on. Other hardware determines which kinds of accesses

(including non-secure callable) are actually allowed for any particular address.

Table 5 shows the overall mapping of the code and data buses for secure and non-secure

accesses to various device resources.

Remark: Address regions considered secure by TrustZone may also be accessible to

CPU1 if it is assigned as a secure master and marked as secure by checker hardware.

Remark: In the peripheral description chapters of this manual, only the native

(non-secure) base address is noted, secure base addresses can be found in this chapter

or created by setting bit 28 in the address as needed.

Table 5.

TrustZone and system general mapping

Start address End address TrustZone, CPU0 only CPU bus CM-33 usage (both CPUs)

0x0000 0000

0x0FFF FFFF Non-secure

Code

Flash memory, Boot ROM, SRAM X.

0x1000 0000

0x1FFF FFFF Secure

Code

Same as above.

0x2000 0000

0x2FFF FFFF Non-secure

Data

SRAM 0, SRAM 1, SRAM 2, SRAM 3, SRAM 4.

0x3000 0000

0x3FFF FFFF Secure

Data

Same as above.

0x4000 0000

0x4FFF FFFF Non-secure

Data

AHB and APB peripherals.

0x5000 0000

0x5FFF FFFF Secure

Data

Same as above.

LPC55S6X Datasheet(PDF) 43 Page - NXP Semiconductors

LPC55S6X Datasheet(HTML) 43 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL