ST7LITE49K2 datasheet(99/245 Pages) STMICROELECTRONICS

99 / 245 page

ST7LITE49K2

On-chip peripherals

99/245

Bits 4:3 = CK[1:0] Counter clock selection bits

These bits are set and cleared by software and cleared by hardware after a reset. they

select the clock frequency of the counter.

Bit 2 = OVF1 Overflow flag

This bit is set by hardware and cleared by software by reading the ATCSR register. It

indicates the transition of the Counter1 CNTR1 from FFFh to ATR1 value.

0: No Counter Overflow Occurred

1: Counter Overflow Occurred

Bit 1 = OVFIE1 Overflow Interrupt Enable bit

This bit is read/write by software and cleared by hardware after a reset.

0: Overflow Interrupt Disabled.

1: Overflow Interrupt Enabled.

Bit 0 = CMPIE Compare Interrupt Enable bit

This bit is read/write by software and cleared by hardware after a reset. it can be used

to mask the interrupt generated when any of the cmpfx bit is set.

0: Output Compare Interrupt Disabled.

1: Output Compare Interrupt Enabled.

Counter register 1 high (CNTR1H)

Reset value: 0000 0000 (00h)

Counter register 1 low (CNTR1L)

Reset value: 0000 0000 (00h)

Bits 15:12 = Reserved

Table 37.

Counter clock selection

CK1

CK0

OFF

32 MHz

fLTIMER (1 ms timebase @ 8 MHz)

fCPU

000

CNTR1_

CNTR1_9

CNTR1_8

Read only

CNTR1_7

CNTR1_6

CNTR1_5

CNTR1_4

CNTR1_3

CNTR1_2

CNTR1_1

CNTR1_0

Read only

ST7LITE49K2 Datasheet(PDF) 99 Page - STMicroelectronics

ST7LITE49K2 Datasheet(HTML) 99 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL