SH7708 datasheet(139/633 Pages) RENESAS

139 / 633 page

121

Table 6.6

Interrupt Response Time (cont)

Number of States

Item

NMI

Peripheral

Modules

Notes

Response

time

Total

(5.5 + X)

× Icyc

+ 0.5

× Bcyc

+ 0.5

× Pcyc

(5.5 + X)

× Icyc

+ 0.5

× Bcyc

+ 2

× Pcyc

(5.5 + X)

× Icyc

+ 1.5

× Pcyc

Minimum

case*2

6.5

At 60 MHz operation:

0.10–0.14 µs

Maximum

case*3

7 + S

13 + S

10.5 + S

At 60 MHz operation:

0.23–0.34 µs (in case of

operand cache-hit)

At 60 MHz operation:

0.27–0.37 µs (when

external memory access

is performed with wait =

Icyc:

Duration of one cycle of internal clock supplied to CPU, etc.

Bcyc: Duration of one CKIO cycle

Pcyc: Duration of one cycle of peripheral clock supplied to supporting modules

Notes: 1. S also includes the memory access wait time.

The processing requiring the maximum execution time is LDC.L @Rm+, SR. When the

memory access is a cache-hit, this requires 7 instruction execution cycles. When

external access is performed, the corresponding number of cycles must be added.

There are also instructions that perform two external memory accesses; if external

memory access is slow, the number of instruction execution cycles will increase

accordingly.

2. The internal clock : CKIO : peripheral clock ratio is 1 : 1 : 1.

3. The internal clock : CKIO : peripheral clock ratio is 1 : 1 : 1/4.

SH7708 Datasheet(PDF) 139 Page - Renesas Technology Corp

SH7708 Datasheet(HTML) 139 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL