CY8C53_11 datasheet(20/106 Pages) CYPRESS

20 / 106 page

PRELIMINARY

PSoC® 5: CY8C53 Family Datasheet

Document Number: 001-66237 Rev. *A

Page 20 of 106

The central timewheel is a 1 KHz, free-running, 13-bit counter

clocked by the ILO. The central timewheel is always enabled

except in hibernate mode and when the CPU is stopped during

debug on chip mode. It can be used to generate periodic

interrupts for timing purposes or to wake the system from a low

power mode. Firmware can reset the central timewheel.

The central timewheel can be programmed to wake the system

periodically and optionally issue an interrupt. This enables

flexible, periodic wakeups from low power modes or coarse

timing applications. Systems that require accurate timing should

use the RTC capability instead of the central timewheel.

The 100 KHz clock (CLK100K) works as a low-power system

clock to run the CPU. It can also generate time intervals such as

fast sleep intervals using the fast timewheel.

The fast timewheel is a 100 kHz, 5-bit counter clocked by the ILO

that can also be used to wake the system. The fast timewheel

settings are programmable, and the counter automatically resets

when the terminal count is reached. This enables flexible,

periodic wakeups of the CPU at a higher rate than is allowed

using the central timewheel. The fast timewheel can generate an

optional interrupt each time the terminal count is reached.

The 33 KHz clock (CLK33K) comes from a divide-by-3 operation

on CLK100K. This output can be used as a reduced accuracy

version of the 32.768 KHz ECO clock with no need for a crystal.

6.1.2 External Oscillators

6.1.2.1

MHz External Crystal Oscillator

The MHzECO provides high frequency, high precision clocking

using an external crystal (see Figure 6-2). It supports a wide

variety of crystal types, in the range of 4 to 25 MHz. When used

in conjunction with the PLL, it can generate CPU and system

clocks

the

device's

maximum

frequency

(see

Phase-Locked Loop on page 19). The GPIO pins connecting to

the external crystal and capacitors are fixed. If a crystal is not

used then Xi must be shorted to ground and Xo must be left

floating. MHzECO accuracy depends on the crystal chosen.

Figure 6-2. MHzECO Block Diagram

6.1.2.2

32.768 kHz ECO

The 32.768 KHz external crystal oscillator (32kHzECO) provides

precision timing with minimal power consumption using an

external 32.768 KHz watch crystal (see Figure 6-3). The

32kHzECO also connects directly to the sleep timer and provides

the source for the RTC. The RTC uses a 1-second interrupt to

implement the RTC functionality in firmware.

The oscillator works in two distinct power modes. This allows

users to trade off power consumption with noise immunity from

neighboring circuits. The GPIO pins connected to the external

crystal and capacitors are fixed.

Figure 6-3. 32kHzECO Block Diagram

6.1.2.3

Digital System Interconnect

The DSI provides routing for clocks taken from external clock

oscillators connected to I/O. The oscillators can also be

generated within the device in the digital system and Universal

Digital Blocks.

While the primary DSI clock input provides access to all clocking

resources, up to eight other DSI clocks (internally or externally

generated) may be routed directly to the eight digital clock

dividers. This is only possible if there are multiple precision clock

sources.

4 - 25 MHz

Crystal Osc

XCLK_ MHZ

4 – 25 MHz

crystal

Capacitors

External

Components

(Pin P15[2])

32 kHz

Crystal Osc

XCLK32K

32 kHz

crystal

Capacitors

External

Components

(Pin P15[3])

[+] Feedback

CY8C53 Datasheet(PDF) 20 Page - Cypress Semiconductor

CY8C53 Datasheet(HTML) 20 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL