EM342-RTR datasheet(88/143 Pages) SILABS

88 / 143 page

EM342

Rev 1.0

SC1_DMASTAT: Address: 0x4000C82C Reset: 0x0

Bit

Name

Bit

Name

Bit

Name

SC_RXSSEL

SC_RXFRMB SC_RXFRMA

Bit

Name SC_RXPARB SC_RXPARA SC_RXOVFB SC_RXOVFA SC_TXACTB SC_TXACTA SC_RXACTB SC_RXACTA

Bitname

Bitfield Access

Description

SC_RXSSEL

[12:10]

Status of the receive count saved in SCx_RXCNTSAVED (SPI slave mode) when nSSEL

deasserts. Cleared when a receive buffer is loaded and when the receive DMA is reset.

0: No count was saved because nSSEL did not deassert.

2: Buffer A's count was saved, nSSEL deasserted once.

3: Buffer B's count was saved, nSSEL deasserted once.

6: Buffer A's count was saved, nSSEL deasserted more than once.

7: Buffer B's count was saved, nSSEL deasserted more than once.

1, 4, 5: Reserved.

SC_RXFRMB

[9]

This bit is set when DMA receive buffer B reads a byte with a frame error from the receive

FIFO. It is cleared the next time buffer B is loaded or when the receive DMA is reset. (SC1

in UART mode only)

SC_RXFRMA

[8]

This bit is set when DMA receive buffer A reads a byte with a frame error from the receive

FIFO. It is cleared the next time buffer A is loaded or when the receive DMA is reset. (SC1

in UART mode only)

SC_RXPARB

[7]

This bit is set when DMA receive buffer B reads a byte with a parity error from the receive

FIFO. It is cleared the next time buffer B is loaded or when the receive DMA is reset. (SC1

in UART mode only)

SC_RXPARA

[6]

This bit is set when DMA receive buffer A reads a byte with a parity error from the receive

FIFO. It is cleared the next time buffer A is loaded or when the receive DMA is reset. (SC1

in UART mode only)

SC_RXOVFB

[5]

This bit is set when DMA receive buffer B was passed an overrun error from the receive

FIFO. Neither receive buffer was capable of accepting any more bytes (unloaded), and the

FIFO filled up. Buffer B was the next buffer to load, and when it drained the FIFO the over-

run error was passed up to the DMA and flagged with this bit. Cleared the next time buffer

B is loaded and when the receive DMA is reset.

SC_RXOVFA

[4]

This bit is set when DMA receive buffer A was passed an overrun error from the receive

FIFO. Neither receive buffer was capable of accepting any more bytes (unloaded), and the

FIFO filled up. Buffer A was the next buffer to load, and when it drained the FIFO the over-

run error was passed up to the DMA and flagged with this bit. Cleared the next time buffer

A is loaded and when the receive DMA is reset.

SC_TXACTB

[3]

This bit is set when DMA transmit buffer B is active.

SC_TXACTA

[2]

This bit is set when DMA transmit buffer A is active.

EM342-RTR Datasheet(PDF) 88 Page - Silicon Laboratories

EM342-RTR Datasheet(HTML) 88 Page - Silicon Laboratories

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL