| Electronic Components Datasheet Search |
|
EM342-RTR Datasheet(PDF) 96 Page - Silicon Laboratories |
|
|
|||||||||||||||||||||||||||||
EM342-RTR Datasheet(HTML) 96 Page - Silicon Laboratories |
|
96 / 143 page ![]() EM342 96 Rev 1.0 SC1_RXCNTB: Address: 0x4000C824 Reset: 0x0 Register 8.25. SC1_RXCNTB: Receive DMA Count Register B Bit 31 30 29 28 27 26 25 24 Name 0 0 0 0 0 0 0 0 Bit 23 22 21 20 19 18 17 16 Name 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 8 Name 0 0 SC_RXCNTB Bit 7 6 5 4 3 2 1 0 Name SC_RXCNTB Bitname Bitfield Access Description SC_RXCNTB [13:0] RW The offset from the start of DMA receive buffer B at which the next byte will be written. This register is set to zero when the buffer is loaded and when the DMA is reset. If this register is written when the buffer is not loaded, the buf- fer is loaded. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |