| Electronic Components Datasheet Search |
|
EM342-RTR Datasheet(PDF) 99 Page - Silicon Laboratories |
|
|
|||||||||||||||||||||||||||||
EM342-RTR Datasheet(HTML) 99 Page - Silicon Laboratories |
|
99 / 143 page ![]() EM342 Rev 1.0 99 SC1_RXERRB: Address: 0x4000C838 Reset: 0x0 Register 8.28. SC1_RXERRB: DMA First Receive Error Register B Bit 31 30 29 28 27 26 25 24 Name 0 0 0 0 0 0 0 0 Bit 23 22 21 20 19 18 17 16 Name 0 0 0 0 0 0 0 0 Bit 15 14 13 12 11 10 9 8 Name 0 0 SC_RXERRB Bit 7 6 5 4 3 2 1 0 Name SC_RXERRB Bitname Bitfield Access Description SC_RXERRB [13:0] R The offset from the start of DMA receive buffer B of the first byte received with a parity, frame, or overflow error. Note that an overflow error occurs at the input to the receive FIFO, so this offset is 4 bytes before the overflow position. If there is no error, it reads zero. This register will not be updated by subsequent errors until the buffer unloads and is reloaded, or the receive DMA is reset. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |