Electronic Components Datasheet Search
  Indian  ▼
ALLDATASHEET.IN

X  

KMA310 Datasheet(PDF) 7 Page - NXP Semiconductors

Part # KMA310
Description  Programmable angle sensor IC
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NXP [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo NXP - NXP Semiconductors

KMA310 Datasheet(HTML) 7 Page - NXP Semiconductors

Back Button KMA310 Datasheet HTML 3Page - NXP Semiconductors KMA310 Datasheet HTML 4Page - NXP Semiconductors KMA310 Datasheet HTML 5Page - NXP Semiconductors KMA310 Datasheet HTML 6Page - NXP Semiconductors KMA310 Datasheet HTML 7Page - NXP Semiconductors KMA310 Datasheet HTML 8Page - NXP Semiconductors KMA310 Datasheet HTML 9Page - NXP Semiconductors KMA310 Datasheet HTML 10Page - NXP Semiconductors KMA310 Datasheet HTML 11Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 71 page
background image
NXP Semiconductors
KMA310
Programmable angle sensor IC
KMA310
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2019. All rights reserved.
Product data sheet
Rev. 3 — 27 February 2019
7 / 71
aaa-008183
Figure 5. SENT frame
8.2 SYNC nibble
The synchronization and calibration nibble is always 56 clock ticks long. The receiver
uses the SYNC nibble to derive the clock tick time from the SENT frame.
8.3 STATUS nibble
The STATUS nibble contains status and slow channel information of the KMA310.
Bit 0 reflects the operating mode, i.e. normal or diagnostic mode. Bit 1 is a pre-warning
indication and is set while the device is still in normal mode. For a detailed description of
the pre-warning bit, see Section 8.11.1.2.
Bit 2 and bit 3 are used for optional slow channel serial data messages using the
enhanced serial protocol (ESP), described in Section 8.10.
Table 5. STATUS nibble
Bit
Description
3 [most significant bit (MSB)]
serial data message bit if ESP is enabled, otherwise logic 0
2
serial data message bit if ESP is enabled, otherwise logic 0
1
pre-warning[1]
0b – normal operation
1b – pre-warning condition
0 [least significant bit (LSB)]
operating mode[2]
0b – normal operation
1b – diagnostic condition[3]
[1]
Bit 1 can be permanently set to logic 0 via register bit; see Table 51.
[2]
Bit 0 can be permanently set to logic 0 via register bit; see Table 51.
[3]
Enable the serial data communication for detailed diagnostic information; see Table 14 and Table 15.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com